mirror of
https://github.com/STMicroelectronics/STM32CubeF7.git
synced 2025-05-03 22:17:13 +08:00
399 lines
12 KiB
C
399 lines
12 KiB
C
/**
|
|
******************************************************************************
|
|
* @file TIM/TIM_OCToggle/Src/main.c
|
|
* @author MCD Application Team
|
|
* @brief This example shows how to configure the Timer to generate four different
|
|
* signals with four different frequencies.
|
|
******************************************************************************
|
|
* @attention
|
|
*
|
|
* Copyright (c) 2016 STMicroelectronics.
|
|
* All rights reserved.
|
|
*
|
|
* This software is licensed under terms that can be found in the LICENSE file
|
|
* in the root directory of this software component.
|
|
* If no LICENSE file comes with this software, it is provided AS-IS.
|
|
*
|
|
******************************************************************************
|
|
*/
|
|
|
|
/* Includes ------------------------------------------------------------------*/
|
|
#include "main.h"
|
|
|
|
/** @addtogroup STM32F7xx_HAL_Examples
|
|
* @{
|
|
*/
|
|
|
|
/** @addtogroup TIM_OCToggle
|
|
* @{
|
|
*/
|
|
|
|
/* Private typedef -----------------------------------------------------------*/
|
|
/* Private define ------------------------------------------------------------*/
|
|
/* Private macro -------------------------------------------------------------*/
|
|
/* Private variables ---------------------------------------------------------*/
|
|
__IO uint32_t uhCCR1_Val = 40961;
|
|
__IO uint32_t uhCCR2_Val = 20480;
|
|
__IO uint32_t uhCCR3_Val = 10240;
|
|
__IO uint32_t uhCCR4_Val = 5120;
|
|
|
|
uint32_t uhCapture = 0;
|
|
|
|
/* Timer handler declaration */
|
|
TIM_HandleTypeDef TimHandle;
|
|
|
|
/* Timer Output Compare Configuration Structure declaration */
|
|
TIM_OC_InitTypeDef sConfig;
|
|
|
|
/* Counter Prescaler value */
|
|
uint32_t uwPrescalerValue = 0;
|
|
|
|
/* Private function prototypes -----------------------------------------------*/
|
|
static void MPU_Config(void);
|
|
void SystemClock_Config(void);
|
|
static void Error_Handler(void);
|
|
static void CPU_CACHE_Enable(void);
|
|
|
|
/* Private functions ---------------------------------------------------------*/
|
|
|
|
/**
|
|
* @brief Main program.
|
|
* @param None
|
|
* @retval None
|
|
*/
|
|
int main(void)
|
|
{
|
|
/* Configure the MPU attributes */
|
|
MPU_Config();
|
|
|
|
/* Enable the CPU Cache */
|
|
CPU_CACHE_Enable();
|
|
|
|
/* STM32F7xx HAL library initialization:
|
|
- Configure the Flash ART accelerator on ITCM interface
|
|
- Systick timer is configured by default as source of time base, but user
|
|
can eventually implement his proper time base source (a general purpose
|
|
timer for example or other time source), keeping in mind that Time base
|
|
duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and
|
|
handled in milliseconds basis.
|
|
- Set NVIC Group Priority to 4
|
|
- Low Level Initialization
|
|
*/
|
|
HAL_Init();
|
|
|
|
/* Configure the system clock to 216 MHz */
|
|
SystemClock_Config();
|
|
|
|
/* Configure LED3 */
|
|
BSP_LED_Init(LED3);
|
|
|
|
|
|
/*##-1- Configure the TIM peripheral #######################################*/
|
|
/* ---------------------------------------------------------------------------
|
|
TIM1 Configuration: Output Compare Toggle Mode:
|
|
|
|
To get TIM1 counter clock at 21.6 MHz, the prescaler is computed as follows:
|
|
Prescaler = (TIM1CLK / TIM1 counter clock) - 1
|
|
Prescaler = (SystemCoreClock /21600000) - 1
|
|
|
|
CC1 update rate = TIM1 counter clock / uhCCR1_Val
|
|
= 21.6 MHz/40961 = 527.330 Hz
|
|
==> So the TIM1 Channel 1 generates a periodic signal with a frequency equal
|
|
to 263.66 Hz.
|
|
|
|
CC2 update rate = TIM1 counter clock / uhCCR2_Val
|
|
= 21.6 MHz/20480 = 1054.687 Hz
|
|
==> So the TIM1 Channel 2 generates a periodic signal with a frequency equal
|
|
to 527.34 Hz.
|
|
|
|
CC3 update rate = TIM1 counter clock / uhCCR3_Val
|
|
= 21.6 MHz/10240 = 2109.375 Hz
|
|
==> So the TIM1 Channel 3 generates a periodic signal with a frequency equal
|
|
to 1054.68 Hz.
|
|
|
|
CC4 update rate = TIM1 counter clock / uhCCR4_Val
|
|
= 21.6 MHz/5120 = 4218.750 Hz
|
|
==> So the TIM1 Channel 4 generates a periodic signal with a frequency equal
|
|
to 2109.37 Hz.
|
|
|
|
|
|
--------------------------------------------------------------------------- */
|
|
|
|
|
|
/* Compute the prescaler value to have TIM1 counter clock equal to 21.6 MHz */
|
|
uwPrescalerValue = (uint32_t)((SystemCoreClock / 21600000) - 1);
|
|
|
|
TimHandle.Instance = TIM1;
|
|
|
|
TimHandle.Init.Period = 65535;
|
|
TimHandle.Init.Prescaler = uwPrescalerValue;
|
|
TimHandle.Init.ClockDivision = 0;
|
|
TimHandle.Init.CounterMode = TIM_COUNTERMODE_UP;
|
|
TimHandle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
|
|
if(HAL_TIM_OC_Init(&TimHandle) != HAL_OK)
|
|
{
|
|
/* Initialization Error */
|
|
Error_Handler();
|
|
}
|
|
|
|
/*##-2- Configure the Output Compare channels ##############################*/
|
|
/* Common configuration for all channels */
|
|
sConfig.OCMode = TIM_OCMODE_TOGGLE;
|
|
sConfig.OCPolarity = TIM_OCPOLARITY_LOW;
|
|
|
|
/* Output Compare Toggle Mode configuration: Channel1 */
|
|
sConfig.Pulse = uhCCR1_Val;
|
|
if(HAL_TIM_OC_ConfigChannel(&TimHandle, &sConfig, TIM_CHANNEL_1) != HAL_OK)
|
|
{
|
|
/* Configuration Error */
|
|
Error_Handler();
|
|
}
|
|
|
|
/* Output Compare Toggle Mode configuration: Channel2 */
|
|
sConfig.Pulse = uhCCR2_Val;
|
|
if(HAL_TIM_OC_ConfigChannel(&TimHandle, &sConfig, TIM_CHANNEL_2) != HAL_OK)
|
|
{
|
|
/* Configuration Error */
|
|
Error_Handler();
|
|
}
|
|
|
|
/* Output Compare Toggle Mode configuration: Channel3 */
|
|
sConfig.Pulse = uhCCR3_Val;
|
|
if(HAL_TIM_OC_ConfigChannel(&TimHandle, &sConfig, TIM_CHANNEL_3) != HAL_OK)
|
|
{
|
|
/* Configuration Error */
|
|
Error_Handler();
|
|
}
|
|
|
|
/* Output Compare Toggle Mode configuration: Channel4 */
|
|
sConfig.Pulse = uhCCR4_Val;
|
|
if(HAL_TIM_OC_ConfigChannel(&TimHandle, &sConfig, TIM_CHANNEL_4) != HAL_OK)
|
|
{
|
|
/* Configuration Error */
|
|
Error_Handler();
|
|
}
|
|
|
|
/*##-3- Start signals generation #######################################*/
|
|
/* Start channel 1 in Output compare mode */
|
|
if(HAL_TIM_OC_Start_IT(&TimHandle, TIM_CHANNEL_1) != HAL_OK)
|
|
{
|
|
/* Starting Error */
|
|
Error_Handler();
|
|
}
|
|
/* Start channel 2 in Output compare mode */
|
|
if(HAL_TIM_OC_Start_IT(&TimHandle, TIM_CHANNEL_2) != HAL_OK)
|
|
{
|
|
/* Starting Error */
|
|
Error_Handler();
|
|
}
|
|
/* Start channel 3 in Output compare mode */
|
|
if(HAL_TIM_OC_Start_IT(&TimHandle, TIM_CHANNEL_3) != HAL_OK)
|
|
{
|
|
/* Starting Error */
|
|
Error_Handler();
|
|
}
|
|
/* Start channel 4 in Output compare mode */
|
|
if(HAL_TIM_OC_Start_IT(&TimHandle, TIM_CHANNEL_4) != HAL_OK)
|
|
{
|
|
/* Starting Error */
|
|
Error_Handler();
|
|
}
|
|
|
|
while (1)
|
|
{}
|
|
}
|
|
|
|
/**
|
|
* @brief Output Compare callback in non blocking mode
|
|
* @param htim : TIM OC handle
|
|
* @retval None
|
|
*/
|
|
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
|
|
{
|
|
/* TIM1_CH1 toggling with frequency = 263.66 Hz */
|
|
if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
|
|
{
|
|
uhCapture = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
|
|
/* Set the Capture Compare Register value */
|
|
__HAL_TIM_SET_COMPARE(&TimHandle, TIM_CHANNEL_1, (uhCapture + uhCCR1_Val));
|
|
}
|
|
|
|
/* TIM1_CH2 toggling with frequency = 527.34 Hz */
|
|
if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
|
|
{
|
|
uhCapture = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
|
|
/* Set the Capture Compare Register value */
|
|
__HAL_TIM_SET_COMPARE(&TimHandle, TIM_CHANNEL_2, (uhCapture + uhCCR2_Val));
|
|
}
|
|
|
|
/* TIM1_CH3 toggling with frequency = 1054.68 Hz */
|
|
if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
|
|
{
|
|
uhCapture = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
|
|
/* Set the Capture Compare Register value */
|
|
__HAL_TIM_SET_COMPARE(&TimHandle, TIM_CHANNEL_3, (uhCapture + uhCCR3_Val));
|
|
}
|
|
|
|
/* TIM1_CH4 toggling with frequency = 2109.37 Hz */
|
|
if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
|
|
{
|
|
uhCapture = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
|
|
/* Set the Capture Compare Register value */
|
|
__HAL_TIM_SET_COMPARE(&TimHandle, TIM_CHANNEL_4, (uhCapture + uhCCR4_Val));
|
|
}
|
|
}
|
|
|
|
/**
|
|
* @brief This function is executed in case of error occurrence.
|
|
* @param None
|
|
* @retval None
|
|
*/
|
|
static void Error_Handler(void)
|
|
{
|
|
/* Turn LED3 on */
|
|
BSP_LED_On(LED3);
|
|
while (1)
|
|
{
|
|
}
|
|
}
|
|
|
|
/**
|
|
* @brief System Clock Configuration
|
|
* The system Clock is configured as follow :
|
|
* System Clock source = PLL (HSE)
|
|
* SYSCLK(Hz) = 216000000
|
|
* HCLK(Hz) = 216000000
|
|
* AHB Prescaler = 1
|
|
* APB1 Prescaler = 4
|
|
* APB2 Prescaler = 2
|
|
* HSE Frequency(Hz) = 25000000
|
|
* PLL_M = 25
|
|
* PLL_N = 432
|
|
* PLL_P = 2
|
|
* PLL_Q = 9
|
|
* VDD(V) = 3.3
|
|
* Main regulator output voltage = Scale1 mode
|
|
* Flash Latency(WS) = 7
|
|
* @param None
|
|
* @retval None
|
|
*/
|
|
void SystemClock_Config(void)
|
|
{
|
|
RCC_ClkInitTypeDef RCC_ClkInitStruct;
|
|
RCC_OscInitTypeDef RCC_OscInitStruct;
|
|
HAL_StatusTypeDef ret = HAL_OK;
|
|
|
|
/* Enable HSE Oscillator and activate PLL with HSE as source */
|
|
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
|
|
RCC_OscInitStruct.HSEState = RCC_HSE_ON;
|
|
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
|
|
RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
|
|
RCC_OscInitStruct.PLL.PLLM = 25;
|
|
RCC_OscInitStruct.PLL.PLLN = 432;
|
|
RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
|
|
RCC_OscInitStruct.PLL.PLLQ = 9;
|
|
|
|
ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
|
|
if(ret != HAL_OK)
|
|
{
|
|
while(1) { ; }
|
|
}
|
|
|
|
/* Activate the OverDrive to reach the 216 MHz Frequency */
|
|
ret = HAL_PWREx_EnableOverDrive();
|
|
if(ret != HAL_OK)
|
|
{
|
|
while(1) { ; }
|
|
}
|
|
|
|
/* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
|
|
RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
|
|
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
|
|
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
|
|
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
|
|
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
|
|
|
|
ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);
|
|
if(ret != HAL_OK)
|
|
{
|
|
while(1) { ; }
|
|
}
|
|
}
|
|
|
|
|
|
/**
|
|
* @brief Configure the MPU attributes
|
|
* @param None
|
|
* @retval None
|
|
*/
|
|
static void MPU_Config(void)
|
|
{
|
|
MPU_Region_InitTypeDef MPU_InitStruct;
|
|
|
|
/* Disable the MPU */
|
|
HAL_MPU_Disable();
|
|
|
|
/* Configure the MPU as Strongly ordered for not defined regions */
|
|
MPU_InitStruct.Enable = MPU_REGION_ENABLE;
|
|
MPU_InitStruct.BaseAddress = 0x00;
|
|
MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
|
|
MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
|
|
MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
|
|
MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
|
|
MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
|
|
MPU_InitStruct.Number = MPU_REGION_NUMBER0;
|
|
MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
|
|
MPU_InitStruct.SubRegionDisable = 0x87;
|
|
MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
|
|
|
|
HAL_MPU_ConfigRegion(&MPU_InitStruct);
|
|
|
|
/* Enable the MPU */
|
|
HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
|
|
}
|
|
|
|
#ifdef USE_FULL_ASSERT
|
|
|
|
/**
|
|
* @brief Reports the name of the source file and the source line number
|
|
* where the assert_param error has occurred.
|
|
* @param file: pointer to the source file name
|
|
* @param line: assert_param error line source number
|
|
* @retval None
|
|
*/
|
|
void assert_failed(uint8_t *file, uint32_t line)
|
|
{
|
|
/* User can add his own implementation to report the file name and line number,
|
|
ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
|
|
|
|
/* Infinite loop */
|
|
while (1)
|
|
{
|
|
}
|
|
}
|
|
|
|
#endif
|
|
|
|
/**
|
|
* @brief CPU L1-Cache enable.
|
|
* @param None
|
|
* @retval None
|
|
*/
|
|
static void CPU_CACHE_Enable(void)
|
|
{
|
|
/* Enable I-Cache */
|
|
SCB_EnableICache();
|
|
|
|
/* Enable D-Cache */
|
|
SCB_EnableDCache();
|
|
}
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|