mirror of
https://github.com/STMicroelectronics/STM32CubeF7.git
synced 2025-05-05 19:30:14 +08:00
125 lines
5.5 KiB
Plaintext
125 lines
5.5 KiB
Plaintext
![]() |
/**
|
|||
|
@page UART_Printf UART Printf example
|
|||
|
|
|||
|
@verbatim
|
|||
|
******************************************************************************
|
|||
|
* @file UART/UART_Printf/readme.txt
|
|||
|
* @author MCD Application Team
|
|||
|
* @brief Description of the UART Printf example.
|
|||
|
******************************************************************************
|
|||
|
*
|
|||
|
* Copyright (c) 2016 STMicroelectronics. All rights reserved.
|
|||
|
*
|
|||
|
* This software component is licensed by ST under BSD 3-Clause license,
|
|||
|
* the "License"; You may not use this file except in compliance with the
|
|||
|
* License. You may obtain a copy of the License at:
|
|||
|
* opensource.org/licenses/BSD-3-Clause
|
|||
|
*
|
|||
|
******************************************************************************
|
|||
|
@endverbatim
|
|||
|
|
|||
|
@par Example Description
|
|||
|
|
|||
|
Re-routing of the C library printf function to the UART.
|
|||
|
The UART outputs a message on the HyperTerminal.
|
|||
|
|
|||
|
Board: STM32F767ZI-Nucleo
|
|||
|
Tx Pin: PD.08
|
|||
|
Rx Pin: PD.09
|
|||
|
_________________________
|
|||
|
| ______________| _______________
|
|||
|
| |USART | | HyperTerminal |
|
|||
|
| | | | |
|
|||
|
| | TX |______________________|RX |
|
|||
|
| | | | |
|
|||
|
| | | RS232 Cable | |
|
|||
|
| | | | |
|
|||
|
| | RX |______________________|TX |
|
|||
|
| | | | |
|
|||
|
| |______________| |_______________|
|
|||
|
| |
|
|||
|
| |
|
|||
|
| |
|
|||
|
| |
|
|||
|
|_STM32_Board_____________|
|
|||
|
|
|||
|
LED3 is ON when there is an error occurrence.
|
|||
|
|
|||
|
The USART is configured as follows:
|
|||
|
- BaudRate = 9600 baud
|
|||
|
- Word Length = 8 Bits (7 data bit + 1 parity bit)
|
|||
|
- One Stop Bit
|
|||
|
- Odd parity
|
|||
|
- Hardware flow control disabled (RTS and CTS signals)
|
|||
|
- Reception and transmission are enabled in the time
|
|||
|
|
|||
|
@note USARTx/UARTx instance used and associated resources can be updated in "main.h"
|
|||
|
file depending hardware configuration used.
|
|||
|
|
|||
|
@note When the parity is enabled, the computed parity is inserted at the MSB
|
|||
|
position of the transmitted data.
|
|||
|
|
|||
|
@note Care must be taken when using HAL_Delay(), this function provides accurate delay (in milliseconds)
|
|||
|
based on variable incremented in SysTick ISR. This implies that if HAL_Delay() is called from
|
|||
|
a peripheral ISR process, then the SysTick interrupt must have higher priority (numerically lower)
|
|||
|
than the peripheral interrupt. Otherwise the caller ISR process will be blocked.
|
|||
|
To change the SysTick interrupt priority you have to use HAL_NVIC_SetPriority() function.
|
|||
|
|
|||
|
@note The application needs to ensure that the SysTick time base is always set to 1 millisecond
|
|||
|
to have correct HAL operation.
|
|||
|
|
|||
|
@par Keywords
|
|||
|
|
|||
|
Connectivity, UART, Printf, Baud rate, RS-232, HyperTerminal, full-duplex
|
|||
|
|
|||
|
@Note<74>If the user code size exceeds the DTCM-RAM size or starts from internal cacheable memories (SRAM1 and SRAM2),that is shared between several processors,
|
|||
|
<20><><EFBFBD><EFBFBD><EFBFBD>then it is highly recommended to enable the CPU cache and maintain its coherence at application level.
|
|||
|
<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>The address and the size of cacheable buffers (shared between CPU and other masters) must be properly updated to be aligned to cache line size (32 bytes).
|
|||
|
|
|||
|
@Note It is recommended to enable the cache and maintain its coherence, but depending on the use case
|
|||
|
<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD> It is also possible to configure the MPU as "Write through", to guarantee the write access coherence.
|
|||
|
<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>In that case, the MPU must be configured as Cacheable/Bufferable/Not Shareable.
|
|||
|
<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Even though the user must manage the cache coherence for read accesses.
|
|||
|
<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Please refer to the AN4838 <20>Managing memory protection unit (MPU) in STM32 MCUs<55>
|
|||
|
<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Please refer to the AN4839 <20>Level 1 cache on STM32F7 Series<65>
|
|||
|
|
|||
|
@par Directory contents
|
|||
|
|
|||
|
- UART/UART_Printf/Inc/stm32f7xx_hal_conf.h HAL configuration file
|
|||
|
- UART/UART_Printf/Inc/stm32f7xx_it.h IT interrupt handlers header file
|
|||
|
- UART/UART_Printf/Inc/main.h Header for main.c module
|
|||
|
- UART/UART_Printf/Src/stm32f7xx_it.c Interrupt handlers
|
|||
|
- UART/UART_Printf/Src/main.c Main program
|
|||
|
- UART/UART_Printf/Src/stm32f7xx_hal_msp.c HAL MSP module
|
|||
|
- UART/UART_Printf/Src/system_stm32f7xx.c STM32F7xx system source file
|
|||
|
|
|||
|
|
|||
|
@par Hardware and Software environment
|
|||
|
|
|||
|
- This example runs on STM32F767ZI devices.
|
|||
|
|
|||
|
- This example has been tested with STM32F767ZI-Nucleo board and can be
|
|||
|
easily tailored to any other supported device and development board.
|
|||
|
|
|||
|
- STM32F767ZI-Nucleo Set-up:
|
|||
|
Connect the NUCLEO-F767ZI board to the PC through 'USB micro A-Male to A-Male' cable to display data on the HyperTerminal.
|
|||
|
A virtual COM port will then appear in the HyperTerminal.
|
|||
|
|
|||
|
- Hyperterminal configuration:
|
|||
|
- Data Length = 7 Bits
|
|||
|
- One Stop Bit
|
|||
|
- Odd parity
|
|||
|
- BaudRate = 9600 baud
|
|||
|
- Flow control: None
|
|||
|
|
|||
|
@par How to use it ?
|
|||
|
|
|||
|
In order to make the program work, you must do the following :
|
|||
|
- Open your preferred toolchain
|
|||
|
- Rebuild all files and load your image into target memory
|
|||
|
- Run the example
|
|||
|
|
|||
|
|
|||
|
* <h3><center>© COPYRIGHT STMicroelectronics</center></h3>
|
|||
|
*/
|