mirror of
https://github.com/STMicroelectronics/STM32CubeF7.git
synced 2025-05-05 19:30:14 +08:00
108 lines
4.7 KiB
Plaintext
108 lines
4.7 KiB
Plaintext
![]() |
/**
|
|||
|
@page TIM_TimeBase Time Base example
|
|||
|
|
|||
|
@verbatim
|
|||
|
******************************************************************************
|
|||
|
* @file TIM/TIM_TimeBase/readme.txt
|
|||
|
* @author MCD Application Team
|
|||
|
* @brief Description of the TIM Time Base example
|
|||
|
******************************************************************************
|
|||
|
*
|
|||
|
* Copyright (c) 2016 STMicroelectronics. All rights reserved.
|
|||
|
*
|
|||
|
* This software component is licensed by ST under BSD 3-Clause license,
|
|||
|
* the "License"; You may not use this file except in compliance with the
|
|||
|
* License. You may obtain a copy of the License at:
|
|||
|
* opensource.org/licenses/BSD-3-Clause
|
|||
|
*
|
|||
|
******************************************************************************
|
|||
|
@endverbatim
|
|||
|
|
|||
|
@par Example Description
|
|||
|
|
|||
|
Configuration of the TIM peripheral to generate a timebase of
|
|||
|
one second with the corresponding interrupt request.
|
|||
|
|
|||
|
In this example TIM3 input clock (TIM3CLK) is set to APB1 clock (PCLK1) x2,
|
|||
|
since APB1 prescaler is equal to 4.
|
|||
|
TIM3CLK = PCLK1*2
|
|||
|
PCLK1 = HCLK/4
|
|||
|
=> TIM3CLK = HCLK/2 = SystemCoreClock/2
|
|||
|
To get TIM3 counter clock at 10 KHz, the Prescaler is computed as follows:
|
|||
|
Prescaler = (TIM3CLK / TIM3 counter clock) - 1
|
|||
|
Prescaler = ((SystemCoreClock/2) /10 KHz) - 1
|
|||
|
|
|||
|
SystemCoreClock is set to 216 MHz for STM32F7xx Devices.
|
|||
|
|
|||
|
The TIM3 ARR register value is equal to 10000 - 1,
|
|||
|
Update rate = TIM3 counter clock / (Period + 1) = 1 Hz,
|
|||
|
So the TIM3 generates an interrupt each 1 s
|
|||
|
|
|||
|
When the counter value reaches the auto-reload register value, the TIM update
|
|||
|
interrupt is generated and, in the handler routine, pin PF10 (connected to LED1 on board STM327x6G-EVAL revB)
|
|||
|
is toggled at the following frequency: 0.5Hz.
|
|||
|
|
|||
|
In case of error, LED3 is turned ON.
|
|||
|
|
|||
|
@note Care must be taken when using HAL_Delay(), this function provides accurate delay (in milliseconds)
|
|||
|
based on variable incremented in SysTick ISR. This implies that if HAL_Delay() is called from
|
|||
|
a peripheral ISR process, then the SysTick interrupt must have higher priority (numerically lower)
|
|||
|
than the peripheral interrupt. Otherwise the caller ISR process will be blocked.
|
|||
|
To change the SysTick interrupt priority you have to use HAL_NVIC_SetPriority() function.
|
|||
|
|
|||
|
@note The application need to ensure that the SysTick time base is always set to 1 millisecond
|
|||
|
to have correct HAL operation.
|
|||
|
|
|||
|
@par Keywords
|
|||
|
|
|||
|
Timer, TIM, Time Base, Interrupt, Clock source
|
|||
|
|
|||
|
@Note<74>If the user code size exceeds the DTCM-RAM size or starts from internal cacheable memories (SRAM1 and SRAM2),that is shared between several processors,
|
|||
|
<20><><EFBFBD><EFBFBD><EFBFBD>then it is highly recommended to enable the CPU cache and maintain its coherence at application level.
|
|||
|
<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>The address and the size of cacheable buffers (shared between CPU and other masters) must be properly updated to be aligned to cache line size (32 bytes).
|
|||
|
|
|||
|
@Note It is recommended to enable the cache and maintain its coherence, but depending on the use case
|
|||
|
<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD> It is also possible to configure the MPU as "Write through", to guarantee the write access coherence.
|
|||
|
<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>In that case, the MPU must be configured as Cacheable/Bufferable/Not Shareable.
|
|||
|
<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Even though the user must manage the cache coherence for read accesses.
|
|||
|
<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Please refer to the AN4838 <20>Managing memory protection unit (MPU) in STM32 MCUs<55>
|
|||
|
<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Please refer to the AN4839 <20>Level 1 cache on STM32F7 Series<65>
|
|||
|
|
|||
|
@par Directory contents
|
|||
|
|
|||
|
- TIM/TIM_TimeBase/Inc/stm32f7xx_hal_conf.h HAL configuration file
|
|||
|
- TIM/TIM_TimeBase/Inc/stm32f7xx_it.h Interrupt handlers header file
|
|||
|
- TIM/TIM_TimeBase/Inc/main.h Header for main.c module
|
|||
|
- TIM/TIM_TimeBase/Src/stm32f7xx_it.c Interrupt handlers
|
|||
|
- TIM/TIM_TimeBase/Src/main.c Main program
|
|||
|
- TIM/TIM_TimeBase/Src/stm32f7xx_hal_msp.c HAL MSP file
|
|||
|
- TIM/TIM_TimeBase/Src/system_stm32f7xx.c STM32F7xx system source file
|
|||
|
|
|||
|
|
|||
|
@par Hardware and Software environment
|
|||
|
|
|||
|
- This example runs on STM32F756xx/STM32F746xx devices.
|
|||
|
- In this example, the clock is set to 216 MHz.
|
|||
|
|
|||
|
- This example has been tested with STMicroelectronics STM327x6G-EVAL revB
|
|||
|
board and can be easily tailored to any other supported device
|
|||
|
and development board.
|
|||
|
|
|||
|
- STM327x6G-EVAL revB Set-up
|
|||
|
- Use LED1 connected to PF10 pin and connect it on an oscilloscope
|
|||
|
to show the Time Base signal.
|
|||
|
- To use LED1, ensure that JP24 is in position 2-3
|
|||
|
- To use LED3, ensure that JP23 is in position 2-3
|
|||
|
|
|||
|
|
|||
|
|
|||
|
@par How to use it ?
|
|||
|
|
|||
|
In order to make the program work, you must do the following :
|
|||
|
- Open your preferred toolchain
|
|||
|
- Rebuild all files and load your image into target memory
|
|||
|
- Run the example
|
|||
|
|
|||
|
* <h3><center>© COPYRIGHT STMicroelectronics</center></h3>
|
|||
|
*/
|