mirror of
https://github.com/STMicroelectronics/STM32CubeF4.git
synced 2025-05-05 19:29:25 +08:00
110 lines
4.9 KiB
Plaintext
110 lines
4.9 KiB
Plaintext
![]() |
/**
|
||
|
@page TIM_OutputCompare TIM example
|
||
|
|
||
|
@verbatim
|
||
|
******************** (C) COPYRIGHT 2017 STMicroelectronics *******************
|
||
|
* @file Examples_LL/TIM/TIM_OutputCompare/readme.txt
|
||
|
* @author MCD Application Team
|
||
|
* @brief Description of the TIM_OutputCompare example.
|
||
|
******************************************************************************
|
||
|
*
|
||
|
* Redistribution and use in source and binary forms, with or without modification,
|
||
|
* are permitted provided that the following conditions are met:
|
||
|
* 1. Redistributions of source code must retain the above copyright notice,
|
||
|
* this list of conditions and the following disclaimer.
|
||
|
* 2. Redistributions in binary form must reproduce the above copyright notice,
|
||
|
* this list of conditions and the following disclaimer in the documentation
|
||
|
* and/or other materials provided with the distribution.
|
||
|
* 3. Neither the name of STMicroelectronics nor the names of its contributors
|
||
|
* may be used to endorse or promote products derived from this software
|
||
|
* without specific prior written permission.
|
||
|
*
|
||
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
||
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
||
|
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
|
||
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
||
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
||
|
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
|
||
|
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
|
||
|
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
||
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||
|
*
|
||
|
******************************************************************************
|
||
|
@endverbatim
|
||
|
|
||
|
@par Example Description
|
||
|
|
||
|
This example shows how to configure the TIM peripheral to generate an output
|
||
|
waveform in different output compare modes;
|
||
|
Example using the STM32F4xx TIM LL API,
|
||
|
peripheral initialization done using LL unitary services functions
|
||
|
for optimization purpose (performance and size).
|
||
|
|
||
|
In this example TIM2 input clock (TIM2CLK) frequency is set to APB1 clock (PCLK1),
|
||
|
since APB1 pre-scaler is equal to 1.
|
||
|
TIM2CLK = PCLK1
|
||
|
PCLK1 = HCLK
|
||
|
=> TIM2CLK = HCLK = SystemCoreClock (100 Mhz)
|
||
|
|
||
|
To set the TIM2 counter clock frequency to 10 KHz, the pre-scaler (PSC) is
|
||
|
calculated as follows:
|
||
|
PSC = (TIM2CLK / TIM2 counter clock) - 1
|
||
|
PSC = (SystemCoreClock /10 KHz) - 1
|
||
|
|
||
|
SystemCoreClock is set to 100 MHz for STM32F4xx Devices.
|
||
|
|
||
|
Auto-reload (ARR) is calculated to get a time base period of 100 ms,
|
||
|
meaning a time base frequency of 10 Hz.
|
||
|
ARR = (TIM2 counter clock / time base frequency) - 1
|
||
|
ARR = (TIM2 counter clock / 10) - 1
|
||
|
|
||
|
The capture/compare register (CCR1) of the output channel is set to half the
|
||
|
auto-reload value. Therefore the timer output compare delay is 50 ms.
|
||
|
Generally speaking this delay is calculated as follows:
|
||
|
CC1_delay = TIM2 counter clock / CCR1
|
||
|
|
||
|
The timer output channel is mapped on the pin PA.05 (connected to LED2 on board
|
||
|
NUCLEO-F411RE). Thus LED2 status (on/off) mirrors the timer output
|
||
|
level (active v.s. inactive).
|
||
|
|
||
|
User push-button can be used to change the output compare mode:
|
||
|
- When the output channel is configured in output compare toggle: LED2
|
||
|
TOGGLES when the counter (CNT) matches the capture/compare register (CCR1).
|
||
|
- When the output channel is configured in output compare active: LED2 is
|
||
|
switched ON when the counter (CNT) matches the capture/compare register
|
||
|
(CCR1).
|
||
|
- When the output channel is configured in output compare inactive: LED2 is
|
||
|
switched OFF when the counter (CNT) matches the capture/compare register
|
||
|
(CCR1).
|
||
|
|
||
|
Initially the output channel is configured in output compare toggle mode.
|
||
|
|
||
|
@par Directory contents
|
||
|
|
||
|
- TIM/TIM_OutputCompare/Inc/stm32f4xx_it.h Interrupt handlers header file
|
||
|
- TIM/TIM_OutputCompare/Inc/main.h Header for main.c module
|
||
|
- TIM/TIM_OutputCompare/Inc/stm32_assert.h Template file to include assert_failed function
|
||
|
- TIM/TIM_OutputCompare/Src/stm32f4xx_it.c Interrupt handlers
|
||
|
- TIM/TIM_OutputCompare/Src/main.c Main program
|
||
|
- TIM/TIM_OutputCompare/Src/system_stm32f4xx.c STM32F4xx system source file
|
||
|
|
||
|
|
||
|
@par Hardware and Software environment
|
||
|
|
||
|
- This example runs on STM32F411xx devices.
|
||
|
|
||
|
- This example has been tested with NUCLEO-F411RE board and can be
|
||
|
easily tailored to any other supported device and development board.
|
||
|
|
||
|
|
||
|
@par How to use it ?
|
||
|
|
||
|
In order to make the program work, you must do the following :
|
||
|
- Open your preferred toolchain
|
||
|
- Rebuild all files and load your image into target memory
|
||
|
- Run the example
|
||
|
|
||
|
* <h3><center>© COPYRIGHT STMicroelectronics</center></h3>
|
||
|
*/
|