mirror of
https://github.com/STMicroelectronics/STM32CubeF4.git
synced 2025-05-06 19:29:19 +08:00
112 lines
5.3 KiB
Plaintext
112 lines
5.3 KiB
Plaintext
![]() |
/**
|
||
|
@page ADC_DualModeInterleaved ADC1 and ADC2 in Dual interleaved mode and DMA mode3 example
|
||
|
|
||
|
@verbatim
|
||
|
******************** (C) COPYRIGHT 2017 STMicroelectronics *******************
|
||
|
* @file ADC/ADC_DualModeInterleaved/readme.txt
|
||
|
* @author MCD Application Team
|
||
|
* @brief Description of the Dual interleaved mode and DMA mode3 example.
|
||
|
******************************************************************************
|
||
|
*
|
||
|
* Redistribution and use in source and binary forms, with or without modification,
|
||
|
* are permitted provided that the following conditions are met:
|
||
|
* 1. Redistributions of source code must retain the above copyright notice,
|
||
|
* this list of conditions and the following disclaimer.
|
||
|
* 2. Redistributions in binary form must reproduce the above copyright notice,
|
||
|
* this list of conditions and the following disclaimer in the documentation
|
||
|
* and/or other materials provided with the distribution.
|
||
|
* 3. Neither the name of STMicroelectronics nor the names of its contributors
|
||
|
* may be used to endorse or promote products derived from this software
|
||
|
* without specific prior written permission.
|
||
|
*
|
||
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
||
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
||
|
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
|
||
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
||
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
||
|
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
|
||
|
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
|
||
|
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
||
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||
|
*
|
||
|
******************************************************************************
|
||
|
@endverbatim
|
||
|
|
||
|
@par Example Description
|
||
|
|
||
|
How to use two ADC peripherals to perform conversions in dual interleaved mode.
|
||
|
|
||
|
This example provides a short description of how to use the ADC peripheral to
|
||
|
convert a regular channel in Dual interleaved mode using DMA in mode 3 with 5Msps.
|
||
|
|
||
|
DMA mode 3 is used in interleaved mode in 6-bit and 8-bit resolutions.
|
||
|
|
||
|
The Dual interleaved delay is configured 6 ADC clk cycles.
|
||
|
|
||
|
On each DMA request (two data items are available) two bytes representing two
|
||
|
ADC-converted data items are transferred as a half word.
|
||
|
The data transfer order is similar to that of the DMA mode 2.
|
||
|
|
||
|
A DMA request is generated each time 2 data items are available
|
||
|
1st request: ADC_CDR[15:0] = (ADC2_DR[7:0] << 8) | ADC1_DR[7:0]
|
||
|
2nd request: ADC_CDR[15:0] = (ADC2_DR[7:0] << 8) | ADC1_DR[7:0]
|
||
|
|
||
|
The ADC1 and ADC2 are configured to convert ADC Channel 12, with conversion
|
||
|
triggered by software.
|
||
|
By this way, ADC channel 12 is converted each 6 cycles.
|
||
|
|
||
|
In this example, the system clock is 144MHz, APB2 =72MHz and ADC clock = APB2 /2.
|
||
|
Since ADCCLK= 36MHz and Conversion rate = 6 cycle
|
||
|
==> Conversion Time = 36M/6cyc = 6Msps.
|
||
|
|
||
|
STM32 Eval board's LEDs can be used to monitor the transfer status:
|
||
|
- LED1 is ON when the conversion is complete.
|
||
|
- LED3 is ON when there are an error in initialization.
|
||
|
|
||
|
@note Refer to "simulation.xls" file to have the diagram simulation of the example.
|
||
|
|
||
|
|
||
|
@note Care must be taken when using HAL_Delay(), this function provides accurate delay (in milliseconds)
|
||
|
based on variable incremented in SysTick ISR. This implies that if HAL_Delay() is called from
|
||
|
a peripheral ISR process, then the SysTick interrupt must have higher priority (numerically lower)
|
||
|
than the peripheral interrupt. Otherwise the caller ISR process will be blocked.
|
||
|
To change the SysTick interrupt priority you have to use HAL_NVIC_SetPriority() function.
|
||
|
|
||
|
@note The application needs to ensure that the SysTick time base is always set to 1 millisecond
|
||
|
to have correct HAL operation.
|
||
|
|
||
|
|
||
|
@par Directory contents
|
||
|
|
||
|
- ADC/ADC_DualModeInterleaved/Inc/stm32f4xx_hal_conf.h HAL configuration file
|
||
|
- ADC/ADC_DualModeInterleaved/Inc/stm32f4xx_it.h Interrupt handlers header file
|
||
|
- ADC/ADC_DualModeInterleaved/Inc/main.h Main program header file
|
||
|
- ADC/ADC_DualModeInterleaved/Src/stm32f4xx_it.c Interrupt handlers
|
||
|
- ADC/ADC_DualModeInterleaved/Src/main.c Main program
|
||
|
- ADC/ADC_DualModeInterleaved/Src/stm32f4xx_hal_msp.c HAL MSP module
|
||
|
- ADC/ADC_DualModeInterleaved/Src/system_stm32f4xx.c STM32F4xx system clock configuration file
|
||
|
|
||
|
|
||
|
@par Hardware and Software environment
|
||
|
|
||
|
- This example runs on STM32F407xx/417xx devices.
|
||
|
|
||
|
- This example has been tested with STM324xG-EVAL RevC evaluation board and can be
|
||
|
easily tailored to any other supported device and development board.
|
||
|
|
||
|
- STM324xG-EVAL RevC Set-up
|
||
|
- Connect PC.2 to a power supply (do not forget to connect the power supply
|
||
|
GND to the EVAL board GND)
|
||
|
|
||
|
|
||
|
@par How to use it ?
|
||
|
|
||
|
In order to make the program work, you must do the following :
|
||
|
- Open your preferred toolchain
|
||
|
- Rebuild all files and load your image into target memory
|
||
|
- Run the example
|
||
|
|
||
|
* <h3><center>© COPYRIGHT STMicroelectronics</center></h3>
|
||
|
*/
|