998 lines
31 KiB
C
Raw Normal View History

2019-05-15 10:57:06 +01:00
/**
******************************************************************************
* @file stm32f3xx_hal_cec.c
* @author MCD Application Team
* @brief CEC HAL module driver.
2019-10-18 15:30:02 +01:00
* This file provides firmware functions to manage the following
* functionalities of the High Definition Multimedia Interface
2019-05-15 10:57:06 +01:00
* Consumer Electronics Control Peripheral (CEC).
2019-10-18 15:30:02 +01:00
* + Initialization and de-initialization function
* + IO operation function
* + Peripheral Control function
2019-05-15 10:57:06 +01:00
*
2019-10-18 15:30:02 +01:00
*
2023-03-07 17:17:52 +01:00
******************************************************************************
* @attention
*
* Copyright (c) 2016 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
2019-10-18 15:30:02 +01:00
@verbatim
2019-05-15 10:57:06 +01:00
===============================================================================
##### How to use this driver #####
===============================================================================
[..]
The CEC HAL driver can be used as follow:
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
(#) Declare a CEC_HandleTypeDef handle structure.
(#) Initialize the CEC low level resources by implementing the HAL_CEC_MspInit ()API:
(##) Enable the CEC interface clock.
(##) CEC pins configuration:
2019-10-18 15:30:02 +01:00
(+++) Enable the clock for the CEC GPIOs.
(+++) Configure these CEC pins as alternate function pull-up.
2019-05-15 10:57:06 +01:00
(##) NVIC configuration if you need to use interrupt process (HAL_CEC_Transmit_IT()
and HAL_CEC_Receive_IT() APIs):
2019-10-18 15:30:02 +01:00
(+++) Configure the CEC interrupt priority.
(+++) Enable the NVIC CEC IRQ handle.
(+++) The specific CEC interrupts (Transmission complete interrupt,
RXNE interrupt and Error Interrupts) will be managed using the macros
__HAL_CEC_ENABLE_IT() and __HAL_CEC_DISABLE_IT() inside the transmit
and receive process.
2019-05-15 10:57:06 +01:00
(#) Program the Signal Free Time (SFT) and SFT option, Tolerance, reception stop in
in case of Bit Rising Error, Error-Bit generation conditions, device logical
address and Listen mode in the hcec Init structure.
(#) Initialize the CEC registers by calling the HAL_CEC_Init() API.
2019-10-18 15:30:02 +01:00
[..]
(@) This API (HAL_CEC_Init()) configures also the low level Hardware (GPIO, CLOCK, CORTEX...etc)
by calling the customed HAL_CEC_MspInit() API.
*** Callback registration ***
=============================================
The compilation define USE_HAL_CEC_REGISTER_CALLBACKS when set to 1
allows the user to configure dynamically the driver callbacks.
2021-08-09 13:59:04 +01:00
Use Functions HAL_CEC_RegisterCallback() or HAL_CEC_RegisterXXXCallback()
2019-10-18 15:30:02 +01:00
to register an interrupt callback.
2021-08-09 13:59:04 +01:00
Function HAL_CEC_RegisterCallback() allows to register following callbacks:
2019-10-18 15:30:02 +01:00
(+) TxCpltCallback : Tx Transfer completed callback.
(+) ErrorCallback : callback for error detection.
(+) MspInitCallback : CEC MspInit.
(+) MspDeInitCallback : CEC MspDeInit.
This function takes as parameters the HAL peripheral handle, the Callback ID
and a pointer to the user callback function.
For specific callback HAL_CEC_RxCpltCallback use dedicated register callbacks
2021-08-09 13:59:04 +01:00
HAL_CEC_RegisterRxCpltCallback().
2019-10-18 15:30:02 +01:00
2021-08-09 13:59:04 +01:00
Use function HAL_CEC_UnRegisterCallback() to reset a callback to the default
2019-10-18 15:30:02 +01:00
weak function.
2021-08-09 13:59:04 +01:00
HAL_CEC_UnRegisterCallback() takes as parameters the HAL peripheral handle,
2019-10-18 15:30:02 +01:00
and the Callback ID.
This function allows to reset following callbacks:
(+) TxCpltCallback : Tx Transfer completed callback.
(+) ErrorCallback : callback for error detection.
(+) MspInitCallback : CEC MspInit.
(+) MspDeInitCallback : CEC MspDeInit.
For callback HAL_CEC_RxCpltCallback use dedicated unregister callback :
2021-08-09 13:59:04 +01:00
HAL_CEC_UnRegisterRxCpltCallback().
2019-10-18 15:30:02 +01:00
2021-08-09 13:59:04 +01:00
By default, after the HAL_CEC_Init() and when the state is HAL_CEC_STATE_RESET
2019-10-18 15:30:02 +01:00
all callbacks are set to the corresponding weak functions :
2021-08-09 13:59:04 +01:00
examples HAL_CEC_TxCpltCallback() , HAL_CEC_RxCpltCallback().
2019-10-18 15:30:02 +01:00
Exception done for MspInit and MspDeInit functions that are
2021-08-09 13:59:04 +01:00
reset to the legacy weak function in the HAL_CEC_Init()/ HAL_CEC_DeInit() only when
2019-10-18 15:30:02 +01:00
these callbacks are null (not registered beforehand).
2021-08-09 13:59:04 +01:00
if not, MspInit or MspDeInit are not null, the HAL_CEC_Init() / HAL_CEC_DeInit()
2019-10-18 15:30:02 +01:00
keep and use the user MspInit/MspDeInit functions (registered beforehand)
Callbacks can be registered/unregistered in HAL_CEC_STATE_READY state only.
Exception done MspInit/MspDeInit callbacks that can be registered/unregistered
in HAL_CEC_STATE_READY or HAL_CEC_STATE_RESET state,
thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit.
In that case first register the MspInit/MspDeInit user callbacks
2021-08-09 13:59:04 +01:00
using HAL_CEC_RegisterCallback() before calling HAL_CEC_DeInit()
or HAL_CEC_Init() function.
2019-10-18 15:30:02 +01:00
When the compilation define USE_HAL_CEC_REGISTER_CALLBACKS is set to 0 or
not defined, the callback registration feature is not available and all callbacks
are set to the corresponding weak functions.
2019-05-15 10:57:06 +01:00
@endverbatim
******************************************************************************
*/
/* Includes ------------------------------------------------------------------*/
#include "stm32f3xx_hal.h"
/** @addtogroup STM32F3xx_HAL_Driver
* @{
*/
2019-10-18 15:30:02 +01:00
/** @defgroup CEC CEC
2019-05-15 10:57:06 +01:00
* @brief HAL CEC module driver
* @{
2019-10-18 15:30:02 +01:00
*/
#ifdef HAL_CEC_MODULE_ENABLED
#if defined (CEC)
2019-05-15 10:57:06 +01:00
/* Private typedef -----------------------------------------------------------*/
/* Private define ------------------------------------------------------------*/
/** @defgroup CEC_Private_Constants CEC Private Constants
* @{
*/
/**
* @}
*/
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
/* Private macro -------------------------------------------------------------*/
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/** @defgroup CEC_Private_Functions CEC Private Functions
* @{
*/
/**
* @}
*/
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
/* Exported functions ---------------------------------------------------------*/
/** @defgroup CEC_Exported_Functions CEC Exported Functions
* @{
*/
/** @defgroup CEC_Exported_Functions_Group1 Initialization and de-initialization functions
2019-10-18 15:30:02 +01:00
* @brief Initialization and Configuration functions
2019-05-15 10:57:06 +01:00
*
2019-10-18 15:30:02 +01:00
@verbatim
2019-05-15 10:57:06 +01:00
===============================================================================
##### Initialization and Configuration functions #####
2019-10-18 15:30:02 +01:00
===============================================================================
2019-05-15 10:57:06 +01:00
[..]
This subsection provides a set of functions allowing to initialize the CEC
2019-10-18 15:30:02 +01:00
(+) The following parameters need to be configured:
2019-05-15 10:57:06 +01:00
(++) SignalFreeTime
2019-10-18 15:30:02 +01:00
(++) Tolerance
2019-05-15 10:57:06 +01:00
(++) BRERxStop (RX stopped or not upon Bit Rising Error)
(++) BREErrorBitGen (Error-Bit generation in case of Bit Rising Error)
(++) LBPEErrorBitGen (Error-Bit generation in case of Long Bit Period Error)
(++) BroadcastMsgNoErrorBitGen (Error-bit generation in case of broadcast message error)
(++) SignalFreeTimeOption (SFT Timer start definition)
(++) OwnAddress (CEC device address)
(++) ListenMode
@endverbatim
* @{
*/
/**
* @brief Initializes the CEC mode according to the specified
* parameters in the CEC_InitTypeDef and creates the associated handle .
* @param hcec CEC handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_CEC_Init(CEC_HandleTypeDef *hcec)
2019-10-18 15:30:02 +01:00
{
2019-05-15 10:57:06 +01:00
/* Check the CEC handle allocation */
2019-10-18 15:30:02 +01:00
if ((hcec == NULL) || (hcec->Init.RxBuffer == NULL))
2019-05-15 10:57:06 +01:00
{
return HAL_ERROR;
}
2019-10-18 15:30:02 +01:00
/* Check the parameters */
2019-05-15 10:57:06 +01:00
assert_param(IS_CEC_ALL_INSTANCE(hcec->Instance));
assert_param(IS_CEC_SIGNALFREETIME(hcec->Init.SignalFreeTime));
2019-10-18 15:30:02 +01:00
assert_param(IS_CEC_TOLERANCE(hcec->Init.Tolerance));
2019-05-15 10:57:06 +01:00
assert_param(IS_CEC_BRERXSTOP(hcec->Init.BRERxStop));
assert_param(IS_CEC_BREERRORBITGEN(hcec->Init.BREErrorBitGen));
assert_param(IS_CEC_LBPEERRORBITGEN(hcec->Init.LBPEErrorBitGen));
assert_param(IS_CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION(hcec->Init.BroadcastMsgNoErrorBitGen));
2019-10-18 15:30:02 +01:00
assert_param(IS_CEC_SFTOP(hcec->Init.SignalFreeTimeOption));
2019-05-15 10:57:06 +01:00
assert_param(IS_CEC_LISTENING_MODE(hcec->Init.ListenMode));
2019-10-18 15:30:02 +01:00
assert_param(IS_CEC_OWN_ADDRESS(hcec->Init.OwnAddress));
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1)
if (hcec->gState == HAL_CEC_STATE_RESET)
{
/* Allocate lock resource and initialize it */
hcec->Lock = HAL_UNLOCKED;
hcec->TxCpltCallback = HAL_CEC_TxCpltCallback; /* Legacy weak TxCpltCallback */
hcec->RxCpltCallback = HAL_CEC_RxCpltCallback; /* Legacy weak RxCpltCallback */
hcec->ErrorCallback = HAL_CEC_ErrorCallback; /* Legacy weak ErrorCallback */
if (hcec->MspInitCallback == NULL)
{
hcec->MspInitCallback = HAL_CEC_MspInit; /* Legacy weak MspInit */
}
2019-05-15 10:57:06 +01:00
2019-10-18 15:30:02 +01:00
/* Init the low level hardware */
hcec->MspInitCallback(hcec);
}
#else
if (hcec->gState == HAL_CEC_STATE_RESET)
2019-05-15 10:57:06 +01:00
{
/* Allocate lock resource and initialize it */
hcec->Lock = HAL_UNLOCKED;
/* Init the low level hardware : GPIO, CLOCK */
HAL_CEC_MspInit(hcec);
}
2019-10-18 15:30:02 +01:00
#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
2019-05-15 10:57:06 +01:00
hcec->gState = HAL_CEC_STATE_BUSY;
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
/* Disable the Peripheral */
__HAL_CEC_DISABLE(hcec);
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
/* Write to CEC Control Register */
2019-10-18 15:30:02 +01:00
hcec->Instance->CFGR = hcec->Init.SignalFreeTime | hcec->Init.Tolerance | hcec->Init.BRERxStop | \
2023-03-07 17:17:52 +01:00
hcec->Init.BREErrorBitGen | hcec->Init.LBPEErrorBitGen | \
hcec->Init.BroadcastMsgNoErrorBitGen | \
2019-10-18 15:30:02 +01:00
hcec->Init.SignalFreeTimeOption | ((uint32_t)(hcec->Init.OwnAddress) << 16U) | \
2019-05-15 10:57:06 +01:00
hcec->Init.ListenMode;
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
/* Enable the following CEC Transmission/Reception interrupts as
2019-10-18 15:30:02 +01:00
* well as the following CEC Transmission/Reception Errors interrupts
* Rx Byte Received IT
* End of Reception IT
* Rx overrun
* Rx bit rising error
* Rx short bit period error
* Rx long bit period error
* Rx missing acknowledge
* Tx Byte Request IT
* End of Transmission IT
* Tx Missing Acknowledge IT
* Tx-Error IT
* Tx-Buffer Underrun IT
* Tx arbitration lost */
__HAL_CEC_ENABLE_IT(hcec, CEC_IT_RXBR | CEC_IT_RXEND | CEC_IER_RX_ALL_ERR | CEC_IT_TXBR | CEC_IT_TXEND |
CEC_IER_TX_ALL_ERR);
2019-05-15 10:57:06 +01:00
/* Enable the CEC Peripheral */
__HAL_CEC_ENABLE(hcec);
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
hcec->ErrorCode = HAL_CEC_ERROR_NONE;
hcec->gState = HAL_CEC_STATE_READY;
hcec->RxState = HAL_CEC_STATE_READY;
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
return HAL_OK;
}
/**
2019-10-18 15:30:02 +01:00
* @brief DeInitializes the CEC peripheral
2019-05-15 10:57:06 +01:00
* @param hcec CEC handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_CEC_DeInit(CEC_HandleTypeDef *hcec)
{
/* Check the CEC handle allocation */
2019-10-18 15:30:02 +01:00
if (hcec == NULL)
2019-05-15 10:57:06 +01:00
{
return HAL_ERROR;
}
/* Check the parameters */
assert_param(IS_CEC_ALL_INSTANCE(hcec->Instance));
hcec->gState = HAL_CEC_STATE_BUSY;
2019-10-18 15:30:02 +01:00
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1)
if (hcec->MspDeInitCallback == NULL)
{
hcec->MspDeInitCallback = HAL_CEC_MspDeInit; /* Legacy weak MspDeInit */
}
/* DeInit the low level hardware */
hcec->MspDeInitCallback(hcec);
#else
2019-05-15 10:57:06 +01:00
/* DeInit the low level hardware */
HAL_CEC_MspDeInit(hcec);
2019-10-18 15:30:02 +01:00
#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
2019-05-15 10:57:06 +01:00
/* Disable the Peripheral */
__HAL_CEC_DISABLE(hcec);
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
/* Clear Flags */
2019-10-18 15:30:02 +01:00
__HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_TXEND | CEC_FLAG_TXBR | CEC_FLAG_RXBR | CEC_FLAG_RXEND | CEC_ISR_ALL_ERROR);
2019-05-15 10:57:06 +01:00
/* Disable the following CEC Transmission/Reception interrupts as
2019-10-18 15:30:02 +01:00
* well as the following CEC Transmission/Reception Errors interrupts
* Rx Byte Received IT
* End of Reception IT
* Rx overrun
* Rx bit rising error
* Rx short bit period error
* Rx long bit period error
* Rx missing acknowledge
* Tx Byte Request IT
* End of Transmission IT
* Tx Missing Acknowledge IT
* Tx-Error IT
* Tx-Buffer Underrun IT
* Tx arbitration lost */
__HAL_CEC_DISABLE_IT(hcec, CEC_IT_RXBR | CEC_IT_RXEND | CEC_IER_RX_ALL_ERR | CEC_IT_TXBR | CEC_IT_TXEND |
CEC_IER_TX_ALL_ERR);
2019-05-15 10:57:06 +01:00
hcec->ErrorCode = HAL_CEC_ERROR_NONE;
hcec->gState = HAL_CEC_STATE_RESET;
hcec->RxState = HAL_CEC_STATE_RESET;
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
/* Process Unlock */
__HAL_UNLOCK(hcec);
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
return HAL_OK;
}
/**
* @brief Initializes the Own Address of the CEC device
* @param hcec CEC handle
2019-10-18 15:30:02 +01:00
* @param CEC_OwnAddress The CEC own address.
2019-05-15 10:57:06 +01:00
* @retval HAL status
*/
HAL_StatusTypeDef HAL_CEC_SetDeviceAddress(CEC_HandleTypeDef *hcec, uint16_t CEC_OwnAddress)
{
/* Check the parameters */
assert_param(IS_CEC_OWN_ADDRESS(CEC_OwnAddress));
if ((hcec->gState == HAL_CEC_STATE_READY) && (hcec->RxState == HAL_CEC_STATE_READY))
2019-10-18 15:30:02 +01:00
{
2019-05-15 10:57:06 +01:00
/* Process Locked */
2019-10-18 15:30:02 +01:00
__HAL_LOCK(hcec);
2019-05-15 10:57:06 +01:00
hcec->gState = HAL_CEC_STATE_BUSY;
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
/* Disable the Peripheral */
__HAL_CEC_DISABLE(hcec);
2019-10-18 15:30:02 +01:00
if (CEC_OwnAddress != CEC_OWN_ADDRESS_NONE)
2019-05-15 10:57:06 +01:00
{
2019-10-18 15:30:02 +01:00
hcec->Instance->CFGR |= ((uint32_t)CEC_OwnAddress << 16);
2019-05-15 10:57:06 +01:00
}
else
{
hcec->Instance->CFGR &= ~(CEC_CFGR_OAR);
}
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
hcec->gState = HAL_CEC_STATE_READY;
hcec->ErrorCode = HAL_CEC_ERROR_NONE;
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
/* Process Unlocked */
2019-10-18 15:30:02 +01:00
__HAL_UNLOCK(hcec);
2019-05-15 10:57:06 +01:00
/* Enable the Peripheral */
__HAL_CEC_ENABLE(hcec);
2019-10-18 15:30:02 +01:00
return HAL_OK;
2019-05-15 10:57:06 +01:00
}
else
{
return HAL_BUSY;
}
}
/**
* @brief CEC MSP Init
* @param hcec CEC handle
* @retval None
*/
2019-10-18 15:30:02 +01:00
__weak void HAL_CEC_MspInit(CEC_HandleTypeDef *hcec)
2019-05-15 10:57:06 +01:00
{
/* Prevent unused argument(s) compilation warning */
UNUSED(hcec);
/* NOTE : This function should not be modified, when the callback is needed,
the HAL_CEC_MspInit can be implemented in the user file
2019-10-18 15:30:02 +01:00
*/
2019-05-15 10:57:06 +01:00
}
/**
* @brief CEC MSP DeInit
* @param hcec CEC handle
* @retval None
*/
2019-10-18 15:30:02 +01:00
__weak void HAL_CEC_MspDeInit(CEC_HandleTypeDef *hcec)
2019-05-15 10:57:06 +01:00
{
/* Prevent unused argument(s) compilation warning */
UNUSED(hcec);
/* NOTE : This function should not be modified, when the callback is needed,
the HAL_CEC_MspDeInit can be implemented in the user file
2019-10-18 15:30:02 +01:00
*/
}
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1)
/**
* @brief Register a User CEC Callback
* To be used instead of the weak predefined callback
* @param hcec CEC handle
* @param CallbackID ID of the callback to be registered
* This parameter can be one of the following values:
2023-03-07 17:17:52 +01:00
* @arg HAL_CEC_TX_CPLT_CB_ID Tx Complete callback ID
* @arg HAL_CEC_ERROR_CB_ID Error callback ID
* @arg HAL_CEC_MSPINIT_CB_ID MspInit callback ID
* @arg HAL_CEC_MSPDEINIT_CB_ID MspDeInit callback ID
2019-10-18 15:30:02 +01:00
* @param pCallback pointer to the Callback function
* @retval HAL status
*/
HAL_StatusTypeDef HAL_CEC_RegisterCallback(CEC_HandleTypeDef *hcec, HAL_CEC_CallbackIDTypeDef CallbackID,
pCEC_CallbackTypeDef pCallback)
{
HAL_StatusTypeDef status = HAL_OK;
if (pCallback == NULL)
{
/* Update the error code */
hcec->ErrorCode |= HAL_CEC_ERROR_INVALID_CALLBACK;
return HAL_ERROR;
}
/* Process locked */
__HAL_LOCK(hcec);
if (hcec->gState == HAL_CEC_STATE_READY)
{
switch (CallbackID)
{
case HAL_CEC_TX_CPLT_CB_ID :
hcec->TxCpltCallback = pCallback;
break;
case HAL_CEC_ERROR_CB_ID :
hcec->ErrorCallback = pCallback;
break;
case HAL_CEC_MSPINIT_CB_ID :
hcec->MspInitCallback = pCallback;
break;
case HAL_CEC_MSPDEINIT_CB_ID :
hcec->MspDeInitCallback = pCallback;
break;
default :
/* Update the error code */
hcec->ErrorCode |= HAL_CEC_ERROR_INVALID_CALLBACK;
/* Return error status */
status = HAL_ERROR;
break;
}
}
else if (hcec->gState == HAL_CEC_STATE_RESET)
{
switch (CallbackID)
{
case HAL_CEC_MSPINIT_CB_ID :
hcec->MspInitCallback = pCallback;
break;
case HAL_CEC_MSPDEINIT_CB_ID :
hcec->MspDeInitCallback = pCallback;
break;
default :
/* Update the error code */
hcec->ErrorCode |= HAL_CEC_ERROR_INVALID_CALLBACK;
/* Return error status */
status = HAL_ERROR;
break;
}
}
else
{
/* Update the error code */
hcec->ErrorCode |= HAL_CEC_ERROR_INVALID_CALLBACK;
/* Return error status */
status = HAL_ERROR;
}
/* Release Lock */
__HAL_UNLOCK(hcec);
return status;
}
/**
* @brief Unregister an CEC Callback
2023-03-07 17:17:52 +01:00
* CEC callback is redirected to the weak predefined callback
2019-10-18 15:30:02 +01:00
* @param hcec uart handle
* @param CallbackID ID of the callback to be unregistered
* This parameter can be one of the following values:
2023-03-07 17:17:52 +01:00
* @arg HAL_CEC_TX_CPLT_CB_ID Tx Complete callback ID
* @arg HAL_CEC_ERROR_CB_ID Error callback ID
* @arg HAL_CEC_MSPINIT_CB_ID MspInit callback ID
* @arg HAL_CEC_MSPDEINIT_CB_ID MspDeInit callback ID
2019-10-18 15:30:02 +01:00
* @retval status
*/
HAL_StatusTypeDef HAL_CEC_UnRegisterCallback(CEC_HandleTypeDef *hcec, HAL_CEC_CallbackIDTypeDef CallbackID)
{
HAL_StatusTypeDef status = HAL_OK;
/* Process locked */
__HAL_LOCK(hcec);
if (hcec->gState == HAL_CEC_STATE_READY)
{
switch (CallbackID)
{
case HAL_CEC_TX_CPLT_CB_ID :
hcec->TxCpltCallback = HAL_CEC_TxCpltCallback; /* Legacy weak TxCpltCallback */
break;
case HAL_CEC_ERROR_CB_ID :
hcec->ErrorCallback = HAL_CEC_ErrorCallback; /* Legacy weak ErrorCallback */
break;
case HAL_CEC_MSPINIT_CB_ID :
hcec->MspInitCallback = HAL_CEC_MspInit;
break;
case HAL_CEC_MSPDEINIT_CB_ID :
hcec->MspDeInitCallback = HAL_CEC_MspDeInit;
break;
default :
/* Update the error code */
hcec->ErrorCode |= HAL_CEC_ERROR_INVALID_CALLBACK;
/* Return error status */
status = HAL_ERROR;
break;
}
}
else if (hcec->gState == HAL_CEC_STATE_RESET)
{
switch (CallbackID)
{
case HAL_CEC_MSPINIT_CB_ID :
hcec->MspInitCallback = HAL_CEC_MspInit;
break;
case HAL_CEC_MSPDEINIT_CB_ID :
hcec->MspDeInitCallback = HAL_CEC_MspDeInit;
break;
default :
/* Update the error code */
hcec->ErrorCode |= HAL_CEC_ERROR_INVALID_CALLBACK;
/* Return error status */
status = HAL_ERROR;
break;
}
}
else
{
/* Update the error code */
hcec->ErrorCode |= HAL_CEC_ERROR_INVALID_CALLBACK;
/* Return error status */
status = HAL_ERROR;
}
/* Release Lock */
__HAL_UNLOCK(hcec);
return status;
}
/**
* @brief Register CEC RX complete Callback
* To be used instead of the weak HAL_CEC_RxCpltCallback() predefined callback
* @param hcec CEC handle
* @param pCallback pointer to the Rx transfer compelete Callback function
* @retval HAL status
*/
HAL_StatusTypeDef HAL_CEC_RegisterRxCpltCallback(CEC_HandleTypeDef *hcec, pCEC_RxCallbackTypeDef pCallback)
{
HAL_StatusTypeDef status = HAL_OK;
if (pCallback == NULL)
{
/* Update the error code */
hcec->ErrorCode |= HAL_CEC_ERROR_INVALID_CALLBACK;
return HAL_ERROR;
}
/* Process locked */
__HAL_LOCK(hcec);
if (HAL_CEC_STATE_READY == hcec->RxState)
{
hcec->RxCpltCallback = pCallback;
}
else
{
/* Update the error code */
hcec->ErrorCode |= HAL_CEC_ERROR_INVALID_CALLBACK;
/* Return error status */
status = HAL_ERROR;
}
/* Release Lock */
__HAL_UNLOCK(hcec);
return status;
2019-05-15 10:57:06 +01:00
}
2019-10-18 15:30:02 +01:00
/**
* @brief UnRegister CEC RX complete Callback
* CEC RX complete Callback is redirected to the weak HAL_CEC_RxCpltCallback() predefined callback
* @param hcec CEC handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_CEC_UnRegisterRxCpltCallback(CEC_HandleTypeDef *hcec)
{
HAL_StatusTypeDef status = HAL_OK;
/* Process locked */
__HAL_LOCK(hcec);
if (HAL_CEC_STATE_READY == hcec->RxState)
{
hcec->RxCpltCallback = HAL_CEC_RxCpltCallback; /* Legacy weak CEC RxCpltCallback */
}
else
{
/* Update the error code */
hcec->ErrorCode |= HAL_CEC_ERROR_INVALID_CALLBACK;
/* Return error status */
status = HAL_ERROR;
}
/* Release Lock */
__HAL_UNLOCK(hcec);
return status;
}
#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
2019-05-15 10:57:06 +01:00
/**
* @}
*/
2019-10-18 15:30:02 +01:00
/** @defgroup CEC_Exported_Functions_Group2 Input and Output operation functions
* @brief CEC Transmit/Receive functions
2019-05-15 10:57:06 +01:00
*
2019-10-18 15:30:02 +01:00
@verbatim
===============================================================================
##### IO operation functions #####
2019-05-15 10:57:06 +01:00
===============================================================================
This subsection provides a set of functions allowing to manage the CEC data transfers.
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
(#) The CEC handle must contain the initiator (TX side) and the destination (RX side)
2019-10-18 15:30:02 +01:00
logical addresses (4-bit long addresses, 0xF for broadcast messages destination)
(#) The communication is performed using Interrupts.
2019-05-15 10:57:06 +01:00
These API's return the HAL status.
2019-10-18 15:30:02 +01:00
The end of the data processing will be indicated through the
2019-05-15 10:57:06 +01:00
dedicated CEC IRQ when using Interrupt mode.
2019-10-18 15:30:02 +01:00
The HAL_CEC_TxCpltCallback(), HAL_CEC_RxCpltCallback() user callbacks
will be executed respectively at the end of the transmit or Receive process
The HAL_CEC_ErrorCallback() user callback will be executed when a communication
2019-05-15 10:57:06 +01:00
error is detected
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
(#) API's with Interrupt are :
(+) HAL_CEC_Transmit_IT()
(+) HAL_CEC_IRQHandler()
(#) A set of User Callbacks are provided:
(+) HAL_CEC_TxCpltCallback()
(+) HAL_CEC_RxCpltCallback()
(+) HAL_CEC_ErrorCallback()
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
@endverbatim
* @{
*/
/**
2019-10-18 15:30:02 +01:00
* @brief Send data in interrupt mode
* @param hcec CEC handle
2019-05-15 10:57:06 +01:00
* @param InitiatorAddress Initiator address
2019-10-18 15:30:02 +01:00
* @param DestinationAddress destination logical address
2019-05-15 10:57:06 +01:00
* @param pData pointer to input byte data buffer
* @param Size amount of data to be sent in bytes (without counting the header).
* 0 means only the header is sent (ping operation).
* Maximum TX size is 15 bytes (1 opcode and up to 14 operands).
* @retval HAL status
2019-10-18 15:30:02 +01:00
*/
HAL_StatusTypeDef HAL_CEC_Transmit_IT(CEC_HandleTypeDef *hcec, uint8_t InitiatorAddress, uint8_t DestinationAddress,
2023-03-07 17:17:52 +01:00
const uint8_t *pData, uint32_t Size)
2019-05-15 10:57:06 +01:00
{
2021-08-09 13:59:04 +01:00
/* if the peripheral isn't already busy and if there is no previous transmission
2019-05-15 10:57:06 +01:00
already pending due to arbitration lost */
2019-10-18 15:30:02 +01:00
if (hcec->gState == HAL_CEC_STATE_READY)
{
if ((pData == NULL) && (Size > 0U))
2019-05-15 10:57:06 +01:00
{
2019-10-18 15:30:02 +01:00
return HAL_ERROR;
2019-05-15 10:57:06 +01:00
}
2019-10-18 15:30:02 +01:00
assert_param(IS_CEC_ADDRESS(DestinationAddress));
assert_param(IS_CEC_ADDRESS(InitiatorAddress));
2019-05-15 10:57:06 +01:00
assert_param(IS_CEC_MSGSIZE(Size));
/* Process Locked */
__HAL_LOCK(hcec);
hcec->pTxBuffPtr = pData;
hcec->gState = HAL_CEC_STATE_BUSY_TX;
hcec->ErrorCode = HAL_CEC_ERROR_NONE;
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
/* initialize the number of bytes to send,
2019-10-18 15:30:02 +01:00
* 0 means only one header is sent (ping operation) */
hcec->TxXferCount = (uint16_t)Size;
/* in case of no payload (Size = 0), sender is only pinging the system;
2019-05-15 10:57:06 +01:00
Set TX End of Message (TXEOM) bit, must be set before writing data to TXDR */
if (Size == 0U)
{
__HAL_CEC_LAST_BYTE_TX_SET(hcec);
}
/* send header block */
2019-10-18 15:30:02 +01:00
hcec->Instance->TXDR = (uint32_t)(((uint32_t)InitiatorAddress << CEC_INITIATOR_LSB_POS) | DestinationAddress);
2019-05-15 10:57:06 +01:00
/* Set TX Start of Message (TXSOM) bit */
__HAL_CEC_FIRST_BYTE_TX_SET(hcec);
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
/* Process Unlocked */
2019-10-18 15:30:02 +01:00
__HAL_UNLOCK(hcec);
2019-05-15 10:57:06 +01:00
return HAL_OK;
}
else
{
return HAL_BUSY;
}
}
/**
* @brief Get size of the received frame.
* @param hcec CEC handle
* @retval Frame size
*/
2023-03-07 17:17:52 +01:00
uint32_t HAL_CEC_GetLastReceivedFrameSize(const CEC_HandleTypeDef *hcec)
2019-05-15 10:57:06 +01:00
{
return hcec->RxXferSize;
}
/**
* @brief Change Rx Buffer.
* @param hcec CEC handle
* @param Rxbuffer Rx Buffer
2019-10-18 15:30:02 +01:00
* @note This function can be called only inside the HAL_CEC_RxCpltCallback()
2019-05-15 10:57:06 +01:00
* @retval Frame size
*/
2019-10-18 15:30:02 +01:00
void HAL_CEC_ChangeRxBuffer(CEC_HandleTypeDef *hcec, uint8_t *Rxbuffer)
2019-05-15 10:57:06 +01:00
{
2019-10-18 15:30:02 +01:00
hcec->Init.RxBuffer = Rxbuffer;
2019-05-15 10:57:06 +01:00
}
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
/**
* @brief This function handles CEC interrupt requests.
* @param hcec CEC handle
* @retval None
*/
void HAL_CEC_IRQHandler(CEC_HandleTypeDef *hcec)
{
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
/* save interrupts register for further error or interrupts handling purposes */
2023-03-07 17:17:52 +01:00
uint32_t itflag;
itflag = hcec->Instance->ISR;
2019-05-15 10:57:06 +01:00
2019-10-18 15:30:02 +01:00
/* ----------------------------Arbitration Lost Management----------------------------------*/
2019-05-15 10:57:06 +01:00
/* CEC TX arbitration error interrupt occurred --------------------------------------*/
2023-03-07 17:17:52 +01:00
if (HAL_IS_BIT_SET(itflag, CEC_FLAG_ARBLST))
2019-10-18 15:30:02 +01:00
{
2019-05-15 10:57:06 +01:00
hcec->ErrorCode = HAL_CEC_ERROR_ARBLST;
__HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_ARBLST);
}
2019-10-18 15:30:02 +01:00
/* ----------------------------Rx Management----------------------------------*/
2019-05-15 10:57:06 +01:00
/* CEC RX byte received interrupt ---------------------------------------------------*/
2023-03-07 17:17:52 +01:00
if (HAL_IS_BIT_SET(itflag, CEC_FLAG_RXBR))
2019-10-18 15:30:02 +01:00
{
/* reception is starting */
2019-05-15 10:57:06 +01:00
hcec->RxState = HAL_CEC_STATE_BUSY_RX;
hcec->RxXferSize++;
/* read received byte */
2019-10-18 15:30:02 +01:00
*hcec->Init.RxBuffer = (uint8_t) hcec->Instance->RXDR;
hcec->Init.RxBuffer++;
__HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_RXBR);
2019-05-15 10:57:06 +01:00
}
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
/* CEC RX end received interrupt ---------------------------------------------------*/
2023-03-07 17:17:52 +01:00
if (HAL_IS_BIT_SET(itflag, CEC_FLAG_RXEND))
2019-10-18 15:30:02 +01:00
{
2019-05-15 10:57:06 +01:00
/* clear IT */
__HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_RXEND);
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
/* Rx process is completed, restore hcec->RxState to Ready */
2019-10-18 15:30:02 +01:00
hcec->RxState = HAL_CEC_STATE_READY;
2019-05-15 10:57:06 +01:00
hcec->ErrorCode = HAL_CEC_ERROR_NONE;
hcec->Init.RxBuffer -= hcec->RxXferSize;
2019-10-18 15:30:02 +01:00
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
hcec->RxCpltCallback(hcec, hcec->RxXferSize);
#else
HAL_CEC_RxCpltCallback(hcec, hcec->RxXferSize);
#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
hcec->RxXferSize = 0U;
2019-05-15 10:57:06 +01:00
}
2019-10-18 15:30:02 +01:00
/* ----------------------------Tx Management----------------------------------*/
2019-05-15 10:57:06 +01:00
/* CEC TX byte request interrupt ------------------------------------------------*/
2023-03-07 17:17:52 +01:00
if (HAL_IS_BIT_SET(itflag, CEC_FLAG_TXBR))
2019-05-15 10:57:06 +01:00
{
2020-12-02 14:41:23 +01:00
--hcec->TxXferCount;
2019-05-15 10:57:06 +01:00
if (hcec->TxXferCount == 0U)
{
/* if this is the last byte transmission, set TX End of Message (TXEOM) bit */
__HAL_CEC_LAST_BYTE_TX_SET(hcec);
2019-10-18 15:30:02 +01:00
}
2020-12-02 14:41:23 +01:00
/* In all cases transmit the byte */
2023-03-07 17:17:52 +01:00
hcec->Instance->TXDR = (uint8_t) * hcec->pTxBuffPtr;
2020-12-02 14:41:23 +01:00
hcec->pTxBuffPtr++;
2019-05-15 10:57:06 +01:00
/* clear Tx-Byte request flag */
2019-10-18 15:30:02 +01:00
__HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_TXBR);
}
2019-05-15 10:57:06 +01:00
/* CEC TX end interrupt ------------------------------------------------*/
2023-03-07 17:17:52 +01:00
if (HAL_IS_BIT_SET(itflag, CEC_FLAG_TXEND))
2019-10-18 15:30:02 +01:00
{
2019-05-15 10:57:06 +01:00
__HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_TXEND);
2019-10-18 15:30:02 +01:00
/* Tx process is ended, restore hcec->gState to Ready */
2019-05-15 10:57:06 +01:00
hcec->gState = HAL_CEC_STATE_READY;
/* Call the Process Unlocked before calling the Tx call back API to give the possibility to
start again the Transmission under the Tx call back API */
__HAL_UNLOCK(hcec);
hcec->ErrorCode = HAL_CEC_ERROR_NONE;
2019-10-18 15:30:02 +01:00
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
hcec->TxCpltCallback(hcec);
#else
2019-05-15 10:57:06 +01:00
HAL_CEC_TxCpltCallback(hcec);
2019-10-18 15:30:02 +01:00
#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
}
/* ----------------------------Rx/Tx Error Management----------------------------------*/
2023-03-07 17:17:52 +01:00
if ((itflag & (CEC_ISR_RXOVR | CEC_ISR_BRE | CEC_ISR_SBPE | CEC_ISR_LBPE | CEC_ISR_RXACKE | CEC_ISR_TXUDR |
CEC_ISR_TXERR | CEC_ISR_TXACKE)) != 0U)
2019-05-15 10:57:06 +01:00
{
2023-03-07 17:17:52 +01:00
hcec->ErrorCode = itflag;
2019-10-18 15:30:02 +01:00
__HAL_CEC_CLEAR_FLAG(hcec, HAL_CEC_ERROR_RXOVR | HAL_CEC_ERROR_BRE | CEC_FLAG_LBPE | CEC_FLAG_SBPE |
HAL_CEC_ERROR_RXACKE | HAL_CEC_ERROR_TXUDR | HAL_CEC_ERROR_TXERR | HAL_CEC_ERROR_TXACKE);
2019-05-15 10:57:06 +01:00
2019-10-18 15:30:02 +01:00
2023-03-07 17:17:52 +01:00
if ((itflag & (CEC_ISR_RXOVR | CEC_ISR_BRE | CEC_ISR_SBPE | CEC_ISR_LBPE | CEC_ISR_RXACKE)) != 0U)
2019-05-15 10:57:06 +01:00
{
2019-10-18 15:30:02 +01:00
hcec->Init.RxBuffer -= hcec->RxXferSize;
hcec->RxXferSize = 0U;
2019-05-15 10:57:06 +01:00
hcec->RxState = HAL_CEC_STATE_READY;
}
2023-03-07 17:17:52 +01:00
else if (((itflag & CEC_ISR_ARBLST) == 0U) && ((itflag & (CEC_ISR_TXUDR | CEC_ISR_TXERR | CEC_ISR_TXACKE)) != 0U))
2019-10-18 15:30:02 +01:00
{
2019-05-15 10:57:06 +01:00
/* Set the CEC state ready to be able to start again the process */
hcec->gState = HAL_CEC_STATE_READY;
2019-10-18 15:30:02 +01:00
}
else
{
/* Nothing todo*/
}
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
hcec->ErrorCallback(hcec);
#else
/* Error Call Back */
2019-05-15 10:57:06 +01:00
HAL_CEC_ErrorCallback(hcec);
2019-10-18 15:30:02 +01:00
#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
}
else
{
/* Nothing todo*/
2019-05-15 10:57:06 +01:00
}
}
/**
* @brief Tx Transfer completed callback
* @param hcec CEC handle
* @retval None
*/
2019-10-18 15:30:02 +01:00
__weak void HAL_CEC_TxCpltCallback(CEC_HandleTypeDef *hcec)
2019-05-15 10:57:06 +01:00
{
/* Prevent unused argument(s) compilation warning */
2019-10-18 15:30:02 +01:00
UNUSED(hcec);
2019-05-15 10:57:06 +01:00
/* NOTE : This function should not be modified, when the callback is needed,
the HAL_CEC_TxCpltCallback can be implemented in the user file
2019-10-18 15:30:02 +01:00
*/
2019-05-15 10:57:06 +01:00
}
/**
* @brief Rx Transfer completed callback
* @param hcec CEC handle
* @param RxFrameSize Size of frame
* @retval None
*/
__weak void HAL_CEC_RxCpltCallback(CEC_HandleTypeDef *hcec, uint32_t RxFrameSize)
{
/* Prevent unused argument(s) compilation warning */
UNUSED(hcec);
UNUSED(RxFrameSize);
/* NOTE : This function should not be modified, when the callback is needed,
the HAL_CEC_RxCpltCallback can be implemented in the user file
*/
}
/**
* @brief CEC error callbacks
* @param hcec CEC handle
* @retval None
*/
2019-10-18 15:30:02 +01:00
__weak void HAL_CEC_ErrorCallback(CEC_HandleTypeDef *hcec)
2019-05-15 10:57:06 +01:00
{
/* Prevent unused argument(s) compilation warning */
UNUSED(hcec);
/* NOTE : This function should not be modified, when the callback is needed,
the HAL_CEC_ErrorCallback can be implemented in the user file
2019-10-18 15:30:02 +01:00
*/
2019-05-15 10:57:06 +01:00
}
/**
* @}
*/
2019-10-18 15:30:02 +01:00
/** @defgroup CEC_Exported_Functions_Group3 Peripheral Control function
* @brief CEC control functions
2019-05-15 10:57:06 +01:00
*
2019-10-18 15:30:02 +01:00
@verbatim
2019-05-15 10:57:06 +01:00
===============================================================================
##### Peripheral Control function #####
2019-10-18 15:30:02 +01:00
===============================================================================
2019-05-15 10:57:06 +01:00
[..]
This subsection provides a set of functions allowing to control the CEC.
2019-10-18 15:30:02 +01:00
(+) HAL_CEC_GetState() API can be helpful to check in run-time the state of the CEC peripheral.
(+) HAL_CEC_GetError() API can be helpful to check in run-time the error of the CEC peripheral.
2019-05-15 10:57:06 +01:00
@endverbatim
* @{
*/
/**
* @brief return the CEC state
* @param hcec pointer to a CEC_HandleTypeDef structure that contains
* the configuration information for the specified CEC module.
* @retval HAL state
*/
2023-03-07 17:17:52 +01:00
HAL_CEC_StateTypeDef HAL_CEC_GetState(const CEC_HandleTypeDef *hcec)
2019-05-15 10:57:06 +01:00
{
2023-03-07 17:17:52 +01:00
uint32_t temp1;
uint32_t temp2;
2019-05-15 10:57:06 +01:00
temp1 = hcec->gState;
temp2 = hcec->RxState;
2019-10-18 15:30:02 +01:00
2019-05-15 10:57:06 +01:00
return (HAL_CEC_StateTypeDef)(temp1 | temp2);
}
/**
* @brief Return the CEC error code
2019-10-18 15:30:02 +01:00
* @param hcec pointer to a CEC_HandleTypeDef structure that contains
2019-05-15 10:57:06 +01:00
* the configuration information for the specified CEC.
* @retval CEC Error Code
*/
2023-03-07 17:17:52 +01:00
uint32_t HAL_CEC_GetError(const CEC_HandleTypeDef *hcec)
2019-05-15 10:57:06 +01:00
{
return hcec->ErrorCode;
}
/**
* @}
*/
/**
* @}
*/
2019-10-18 15:30:02 +01:00
#endif /* CEC */
2019-05-15 10:57:06 +01:00
#endif /* HAL_CEC_MODULE_ENABLED */
/**
* @}
*/
/**
* @}
*/