mirror of
https://github.com/STMicroelectronics/STM32CubeF0.git
synced 2025-05-05 19:29:46 +08:00
120 lines
5.3 KiB
C
120 lines
5.3 KiB
C
/**
|
|
******************************************************************************
|
|
* @file ADC/ADC_Sequencer/Inc/main.h
|
|
* @author MCD Application Team
|
|
* @brief Header for main.c module
|
|
******************************************************************************
|
|
* @attention
|
|
*
|
|
* <h2><center>© COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without modification,
|
|
* are permitted provided that the following conditions are met:
|
|
* 1. Redistributions of source code must retain the above copyright notice,
|
|
* this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright notice,
|
|
* this list of conditions and the following disclaimer in the documentation
|
|
* and/or other materials provided with the distribution.
|
|
* 3. Neither the name of STMicroelectronics nor the names of its contributors
|
|
* may be used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
|
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
|
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
|
|
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
|
|
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
******************************************************************************
|
|
*/
|
|
|
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
|
#ifndef __MAIN_H
|
|
#define __MAIN_H
|
|
|
|
/* Includes ------------------------------------------------------------------*/
|
|
#include "stm32f0xx_hal.h"
|
|
#include "stm32f0xx_nucleo.h"
|
|
|
|
/* Exported types ------------------------------------------------------------*/
|
|
/* Exported constants --------------------------------------------------------*/
|
|
|
|
|
|
/* Waveform voltage generation for test: */
|
|
/* - If this literal is defined: For this example purpose, generates a */
|
|
/* waveform voltage on a spare DAC channel, so user has just to connect */
|
|
/* a wire between DAC channel output and ADC input to run this example. */
|
|
/* (this avoid to user the need of an external signal generator). */
|
|
/* - If this literal is not defined: User has to connect an external signal */
|
|
/* generator on the selected ADC input to run this example. */
|
|
#define WAVEFORM_VOLTAGE_GENERATION_FOR_TEST
|
|
|
|
|
|
/* User can use this section to tailor ADCx instance under use and associated
|
|
resources */
|
|
|
|
/* ## Definition of ADC related resources ################################### */
|
|
/* Definition of ADCx clock resources */
|
|
#define ADCx ADC1
|
|
#define ADCx_CLK_ENABLE() __HAL_RCC_ADC1_CLK_ENABLE()
|
|
|
|
#define ADCx_FORCE_RESET() __HAL_RCC_ADC1_FORCE_RESET()
|
|
#define ADCx_RELEASE_RESET() __HAL_RCC_ADC1_RELEASE_RESET()
|
|
|
|
/* Definition of ADCx channels */
|
|
#define ADCx_CHANNELa ADC_CHANNEL_4
|
|
|
|
/* Definition of ADCx channels pins */
|
|
#define ADCx_CHANNELa_GPIO_CLK_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE()
|
|
#define ADCx_CHANNELa_GPIO_PORT GPIOA
|
|
#define ADCx_CHANNELa_PIN GPIO_PIN_4
|
|
|
|
/* Definition of ADCx DMA resources */
|
|
#define ADCx_DMA_CLK_ENABLE() __HAL_RCC_DMA1_CLK_ENABLE()
|
|
#define ADCx_DMA DMA1_Channel1
|
|
|
|
#define ADCx_DMA_IRQn DMA1_Ch1_IRQn
|
|
#define ADCx_DMA_IRQHandler DMA1_Ch1_IRQHandler
|
|
|
|
/* Definition of ADCx NVIC resources */
|
|
#define ADCx_IRQn ADC1_COMP_IRQn
|
|
#define ADCx_IRQHandler ADC1_COMP_IRQHandler
|
|
|
|
|
|
#if defined(WAVEFORM_VOLTAGE_GENERATION_FOR_TEST)
|
|
/* ## Definition of DAC related resources ################################### */
|
|
/* Definition of DACx clock resources */
|
|
#define DACx DAC
|
|
#define DACx_CLK_ENABLE() __HAL_RCC_DAC1_CLK_ENABLE()
|
|
#define DACx_CHANNEL_GPIO_CLK_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE()
|
|
|
|
#define DACx_FORCE_RESET() __HAL_RCC_DAC1_FORCE_RESET()
|
|
#define DACx_RELEASE_RESET() __HAL_RCC_DAC1_RELEASE_RESET()
|
|
|
|
/* Definition of DACx channels */
|
|
#define DACx_CHANNEL_TO_ADCx_CHANNELa DAC_CHANNEL_1
|
|
|
|
/* Definition of DACx channels pins */
|
|
#define DACx_CHANNEL_TO_ADCx_CHANNELa_PIN GPIO_PIN_4
|
|
#define DACx_CHANNEL_TO_ADCx_CHANNELa_GPIO_PORT GPIOA
|
|
|
|
/* Definition of DACx NVIC resources */
|
|
#define DACx_IRQn TIM6_DAC_IRQn
|
|
#define DACx_IRQHandler TIM6_DAC_IRQHandler
|
|
|
|
#endif /* WAVEFORM_VOLTAGE_GENERATION_FOR_TEST */
|
|
|
|
|
|
/* Exported macro ------------------------------------------------------------*/
|
|
|
|
/* Exported functions ------------------------------------------------------- */
|
|
|
|
#endif /* __MAIN_H */
|
|
|
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|